Issue with uvm_hdl_force -> returns 1, but signal is not forced

[Fireblade_uvm]

Then good old force should solve the problem.
i.e force {top.dut.\GENSTS<0>/DFF_OUT/FFX .CE} = 1’b1;