Issue with uvm_hdl_force -> returns 1, but signal is not forced

UVM
2

In reply to Azmo:
Try $signal_force to force signal and $signal_release for releasing signal.
Also you need to add -classdebug switch in vsim command.