In reply to rexjohn4u:
For that to happen you need to set provide_response=1 and send back response data from your bus UVC. UVM RAL is just an mediator between registers and bus interface, if no response is sent back by bus UVC then reg_model will not get response read data back. What is the reason behind disabling responses, you may want to revisit the initial problem.