Is hierarchical referencing synthesizable?

In reply to Reuben:

I don’t think it is synthesizable. In order to access the sub-modules signals, one has to declare the signals as ports and connect them up to higher level. You can add output port from low level module and connect it in top level hierarchically.

As a side note, refer to some alternative for accessing out of scope signals for a module.