Verification Academy
IO Line delay model
SystemVerilog
SystemVerilog
,
IO-delay
,
wire-delay
dave_59
December 1, 2016, 10:38pm
2
In reply to
[bala2910]
:
ps_identifier can be a variable
show post in topic