Invalid temporal expression in SVA

[Malai_21]

In reply to ben@SystemVerilog.us:

Hello Ben
Thanks for the response. Could you please explain about “antecedent is multithreaded, limit to one match”? I am really confused about this concept.