Interface

SystemVerilog
2

Affirmative, so long as you follow the synthesis tool’s rules for interfaces.