Interface in uvm_test

UVM
,
3

In reply to nchakravarthy:

Thanks a lot for your answer.
So I have some questions: I have to set my interface in the tb_top necessarily? I can’t do this in my test? That what I tried to do in fact…
And Where I should configure the clock and the signals from the DUT of my interface?

Thanks
Juliette