Integration of a DUT with two top_level modules in a UVM SV testbench

UVM
, ,
2

In reply to verif_25:

You do not provide enough information to give you a correct advice.
The number of modules in a file doe’t matter. But you can have also more than 1 DUT module in the toplevel module.