In reply to dave_59:
For [3] ::
EDIT :: Eg =>
100 is by default 32-bit Signed . However Sized Literal 32’d100 is 32-bit Unsigned .
So using the Same Verilog basic rules with constraint SUM_32
Would the size cast of 32’( item ) cause the Expression be treated
as Unsigned ?