In reply to tomrohit:
SystemVerilog does not allow continuous assignments statements that include reference to dynamic elements, but you can get around this restriction by using a procedural block like
always @* arry["a"] = penable_0;
initial forever @* arry["b"] = penable_1;