In AXI3 VIP, getting assertion error as well default transaction type is being picked up with values zeroes being displayed

SystemVerilog
, , ,
3

In reply to cgales:

Hi cgales,

THank you for responding. It is working now. But TEST_WR_RD_2000_TX" is not getting the desired outcome. WHy is it so??

Where can I get clarity and in-depth knowledge about SVA?

regardsm,
Krishna.