Verification Academy
Implementation of randomize()
SystemVerilog
SystemVerilog
,
constraint-randomization
saritr
December 1, 2016, 8:55am
3
In reply to
dave_59
:
I can pass them as regular inputs (min and max val).
show post in topic