Ignore a signal for few cycles before evaluating a condition - System Verilog Assertions

SystemVerilog
,
2

In reply to szy0014:

property p_glitch;
    disable iff (!rstb)
    @(posedge clk) ##36 a == b;
endproperty : p_glitch
  
a_glitch : assert property(p_glitch);