Hi Dave,
Thanks for letting me know. Is it possible to share the assertions which should be in place for checking such clocks? Lets say one is tb modelled clk(meant to check the rtl clk being generated in design) and the other one is actual rtl clk (which is supposed to be checked).
Please let me know your thoughts.
Regards