How to write SVA assumption

In reply to ben@SystemVerilog.us:
Thanks Ben