How to write SVA assumption

SystemVerilog
17

In reply to dplumb_amd:

Hi dplumb,
what is your input signal of the dut in the waveform?