How to write SVA assumption

SystemVerilog
15

In reply to dplumb_amd:

Hi all,
the waveform is generated by the formal tool.
and the formal tool say this waveform is violated with constraint?
Am I correct?