Verification Academy
How to write constraint for generating a continuous mask
SystemVerilog
Constraint-to-generate-continuous-MASK-value
,
SystemVerilog
dave_59
July 31, 2020, 3:51am
15
In reply to
juhi_p
:
(1 << N) - 1
This is a common way of creating a variable sized bit mask
show post in topic