Verification Academy
How to write assertion that checks the signal till the end of simulation
SystemVerilog
SystemVerilog
jui_wasade
June 19, 2023, 3:55pm
4
Hi Ben,
Thanks for the reply. enable is high is only for one cycle at the start.
show post in topic