How to write assertion for weighted round robin arbitration?

SystemVerilog
, , , , ,
2

In reply to Brijesh:
http://rtlery.com/articles/how-design-weighted-round-robin-arbiter