In reply to cturner:
I believe your problem is in your SV interface. The syntax is as follows:
interface (<possible arguments, have to have the same data direction in all modules connected to>);
list of all signals belonging to that interface;
endinterface
If you are using parameters you have to specify the actual values.