In reply to karandeepsingh:
Thanks for your reply .
As I tried what you have suggested but again I am getting an error :
Following verilog source has syntax error :
token is ""
uvm_config_db#(SEQUENCER_MY)::set(null,,“seqr_main”,env.ahb_system_env.sequencer);