How to use first_match in assertion

In reply to ben@SystemVerilog.us:

Hi Ben,
How about two antecedent of sequence match at the same time?
First_match(Seq a or seqb ) |-> c ,I mean seq a seq b are true at the same cycle
How to know which one is first

Thank you