In reply to kumarmohit.ec:
The ‘make’ command parses your Makefile, which will then in turn call your SystemVerilog compiler. You need to look at your Makefile and understand how the defines on you call to ‘make’ get passed to your SystemVerilog compiler. A Makefile uses a different format for defining variables.