How to read a file in systemVerilog and assign its values?

In reply to dave_59:

Don’t you have to define error?