How to make a uvm sequence active across multiple phases?

UVM
7

In reply to eda2k4:

Did you follow the recommendations for integrating the RAL to your environment? Do you have an adapter with bus2regg and reg2bus functions?