In reply to nana:
You cannot instantiate a module in a class. But in my eyesit does not make sense to instantiate a verilog module in a uvm_driver, because your module does not have a TLM interface. But what should be useful is to reuse a driving task from your module (if there is one) in the uvm_driver.