How to include internal state of FSM in SV Assertion?

SystemVerilog
, ,
3

Hi Ben,

“Case-statement inside SVA is not supported”
I got above error when I used case statement in property.

-Vivek