How to handle Async RESET in UVM

Hi everyone,

I need some guidance on handling reset in UVM. In my scenario, the reset is provided as an input from the top module to a separate reset interface. I want to manage multiple resets during the test while ensuring that the top module controls the reset, rather than handling it within a sequence item.

What would be the best approach to handle reset in this case?