How to Get the Address of a varaible in SV?

SystemVerilog
, ,
14

In reply to dave_59:

Hi Dave,

For me, looks like DPI-C is not better approach to solve this issue. Whether Rings can be implemented using UVM reg model?