How to force dut internal signals in UVM environment

Hi,

Suppose I have a design which gives error at 60,000 clock cycles. For example, variable A value changes from 1 to 0 at t = 60,000 clock time only. I don’t want to run the test-case this much cycles long to save simulation time and to check condition. How can I use force and release statements for this?