How to find a closest entry in an array using system verilog

In reply to DamianS:

I believe you may have run into a tool bug. I don’t think rounding errors would be an issue here. Three out of four simulators on EDAplayground produce the correct results.

This Mentor/Siemens EDA sponsored public forum is not for discussing tool specific usage or issues. Please read your tool’s user manual or contact your tool vendor directly for support.