Verification Academy
How to create random dynamic 2D arrays in SystemVerilog?
SystemVerilog
SystemVerilog
,
systemverilog-Arrays
ShashankGurijala
December 2, 2022, 11:35am
2
In reply to
UVM_LOVE
:
Have you tried using data[width] instead of data[i] in the constraint?
show post in topic