Verification Academy
How to create a 0ns glitch?
SystemVerilog
0-time-glitch
,
SystemVerilog
dave_59
May 6, 2021, 5:41pm
2
In reply to
Kkss
:
bit glitch; initial begin glitch = 1; #10 glitch <= 0; @glitch glitch <= 1; end
show post in topic