How to constrain the 2nd dimension of a 2D array in systemverilog

SystemVerilog
6

In reply to dave_59:

Thnx Dave