Verification Academy
How to combine events
SystemVerilog
SystemVerilog
jcvobu
December 23, 2011, 6:33am
6
In reply to
SV_baby
:
Thanks melvin i think it works.
show post in topic