Hi All, How to check or increase the testbench correctness without DUT code ? Should i write the behaviour model of DUT

IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, March 23rd at 4:00 US/Pacific.

Verification Academy

How to check the testbench correctness

SystemVerilog

peter1 November 19, 2017, 7:37am 5

Thanks for your reply