How to check the testbench correctness

SystemVerilog
5

Thanks for your reply