In reply to ben@SystemVerilog.us:
Each packet has pkt_id field, and let’s assume we don’t have any further info which could help us to determine through which output port it should leave the DUT.
Packet itself leaves through the output port with minor change in the packet header.
We just want to check packet leaves only from a single output port and not through both ports.