How to assert a bit sequence using concurrent assertions

SystemVerilog
, ,
2

In reply to raghav kumar:

Your question is not clear please post some more details about the question .
1)Like what is the input the DUT.
2) What is the output from DUT.

Also please add some more details of this statement “clock used for assertion is of time period of 1 bit with respect to data”