How to access hierarchical signals in VHDL design from SystemVerilog TestBench?

SystemVerilog
5

If you’re using Questa (which the log file says), there’s the $init_signal_spy function you can read about.