How do you ensure no race condition occurs?

SystemVerilog
,
3

In reply to dave_59:

Oh ok. I think I’ll just edit it. Actually those signals are form the monitor.