How do I connect inout ports?

SystemVerilog
,
10

In reply to suman_vip:

Sorry, DVCon lost it’s proceedings website and is still recovering. Here is an alternate source: The Missing Link: The Testbench to DUT Connection | Technical Paper | Verification Academy