How about Pre-loading entire memory with pre-defined data using System Verilog function $readmemb or $readmemh ?
After that just read need to be done ?
How about Pre-loading entire memory with pre-defined data using System Verilog function $readmemb or $readmemh ?
After that just read need to be done ?