How can we implement virtual constructor functionality in system verilog?

SystemVerilog
3

In reply to dave_59:

If I make the constructor as virtual then I am building the derived class without building the base class. But this is not allowed.
If the construtor is not virtual then first the base class will be built after that the derived class will be built. I can access the base class properties using derived class object/handle.