In reply to ben@SystemVerilog.us:
Hi Ben,
Thank you for your help. Can’t I write it as coverpoint bins?
Thanks, Munjal