In reply to chr_sue:
sir, Iam working with system verilog. even I am facing same problem, when am reading addr at particular clock cycle but it is retrieving in other clock cycle. so there is a one clock cycle delay when am retrieving my read data. please let me know how to synchronize read data with read address. thanks