Getting Issue during the run time

SystemVerilog
3

In reply to cgales:

Hi,
I am getting same ‘multiply defined’ error.I don’t know which file I have included multiple times. Please help me to remove this error.

Thanks…