In reply to badrip.nitt:
I’m not surE what you are doing. It works pretty fine, what your intention is.
My guess is you are considering your registermodel as a uvm_component, but it is a uvm_object and this is not visible in the component hierarchy.
Please check for this.