In reply to dave_59:
Chris Spear’s book “SystemVerilog for Verification” has some examples in Chapter 6 - but that is still limited by the randc bit-limitation. The limitation is going to vendor dependent and I think you have to take control of the uniquification. Sorry I don’t have a ready example.